

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 03-129433

(43)Date of publication of application : 03.06.1991

(51)Int.Cl.

G06F 9/38

G06F 9/38

G06F 15/16

(21)Application number : 02-177425

(71)Applicant : HITACHI LTD

(22)Date of filing : 06.07.1990

(72)Inventor : KUROSAWA KENICHI
TANAKA SHIGEYA
NAKATSUKA YASUHIRO
BANDO TADAAKI

(30)Priority

Priority number : 01173914

Priority date : 07.07.1989


Priority country : JP

(54) DEVICE AND METHOD FOR PARALLEL PROCESSING

(57)Abstract:

PURPOSE: To improve throughput by providing a means to selectively execute plural instruction parallel processing and sequential processing.

CONSTITUTION: Two instructions are read out from an instruction cache 100 when the value of a processing state flag PE116 in a processor status register 103 is turned on, and they are set at a first instruction register 104 and a second instruction register 105, and are processed in parallel with a first arithmetic unit 108 and a second arithmetic unit 109. Meanwhile, when the value of the flag PE116 is turned off, one instruction is read out from the instruction cache 100 to the first instruction register 104, and is processed with the first arithmetic unit 108, and also, the second arithmetic unit 109 is stopped, then, the sequential processing with the first arithmetic unit 108 is performed. In such a way, fast processing can be executed by using a high-level parallel processing function.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

BEST AVAILABLE COPY

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision
of rejection]

[Date of requesting appeal against examiner's
decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office